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Analysis and design of an efﬁcient, fully
integrated 1–8 GHz traveling wave
power ampliﬁer in 180 nm CMOS
joerg carls1, frank ellinger1, yulin zhang1, udo joerges1 and silvan wehrli2
Traveling wave ampliﬁers (TWAs) offer the advantage of broadband ampliﬁcation and a closed set of equations that allow
deriving the RF gain by means of treating TWAs as discrete transmission line approximations. Up to now, however, the
signiﬁcant losses associated with CMOS integrated inductors have been neglected. This work presents a new approach for
determining the transmission line losses and phase constants that will bring about an enhanced gain prediction accuracy.
The theory is veriﬁed by means of a realized design example. The working principle of the integrated DC supply inductor
is discussed, whose performance is based on the inductors self-resonance effect. When applying a supply voltage Vdd of
2.4 V, the measured compression point P1dB and the power added efﬁciency PAE at 2.4 GHz amount to 16.9 dBm and
19.6%, respectively. At 5.5 GHz, a value of 16.6 dBm for P1dB and an associated PAE of 13.9% are achieved. The peak RF
gain for these output power values reaches 11 dB, and values greater than 8 dB are obtained up to 7 GHz.
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I . I NTRODUCT ION
A trend that is developing in recent years is the requirement
for mobile RF frontends to accommodate several RF trans-
mission standards. From a power ampliﬁer (PA) perspective,
multi-standard signal transmission at frequencies of 2.4 GHz
(802.15.1) up to 5.725 GHz (802.11.x) requires broadband
ampliﬁers such as e.g. traveling wave ampliﬁers (TWAs).
The TWA principle, ﬁrst introduced by Percival [1] and
Ginzton et al. [2], was at the beginning envisaged for circuit
realizations by means of vacuum tubes, discrete inductors,
and capacitors. Ayasli et al. [3] and Beyer et al. [4] developed
the original equations set further for the accommodation of
the structural conditions that arise when implementing
TWAs in GaAs FET technology. With the high substrate
resistance of GaAs, the parasitic losses associated with the
inductors could be neglected and the dominant loss factor
reducing the RF gain versus frequency was the input gate
source resistance Rgs. Given this background, the developed
equation sets were satisfactorily adequate to predict the
achievable gain bandwidth product (GBW) of TWAs.
With the rise of CMOS integration as the major circuit
technology nowadays, this, unfortunately, is no longer the
case. Parasitic series and parallel losses associated with the
integrated inductors signiﬁcantly inﬂuence the overall circuit
behavior. This is particularly true for TWA architectures,
which heavily rely on integrated inductors to approximate
the input and output transmission lines.
In this work, we propose a practical analytical solution for
TWA architectures that incorporates the dominant loss
factors of CMOS integrated inductors. A discrete transmission
line model is presented that comprises resistive, capacitive,
and inductive effects occurring in CMOS TWA realizations.
Based on this model, the associated transmission line
damping factor and phase constant are calculated and used
for the derivation of the small signal gain. The RF gain is
then weighted with the reductions due to non-ideal matching
conditions at the input and output port versus frequency.
Section II will present details of the ampliﬁer design and
the derivation of the RF gain function, and treats the impact
of the different loss factors on the transmission line. The
overall architecture will be discussed and an analysis pre-
sented that explains the instrumental self-resonant effect of
the DC supply coil in order to decouple the DC path
RFwise. Section III compares the analysis, simulation, and
measurement results. The work ends with a comparison
with the state-of-the-art and the conclusion.
I I . C I RCU I T ANALYS IS AND DES IGN
Figure 1 shows a schematic drawing of the TWA. The TWA
structure creates a discrete transmission line approximation
for the input and output lines by using the transistor
input and output capacitances Cgs and Cds together with
in-series-connected inductors. Additional parallel capaci-
tances Cx in the output line compensate for the smaller Cds
values and help achieve balanced phase velocities through
all signal paths from the input to the output, assuring con-
structive RF signal addition. The circuit is realized in
180 nm IBM CMOS technology. The implemented design
employs a cascode gain cell, which offers superior ampliﬁca-
tion in comparison to common source gain cells. The
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reason why the number of gain cells is chosen as 4 will be
explained later. The DC supply path is realized through the
inductor LDC. Figure 1, however, omits the series and parallel
losses of the integrated inductors, which are a result of the
ﬁnite metal conductivity and the capacitive coupling to the
substrate, respectively.
Figure 2 shows an inductor equivalent model including the
dominant parasitics in the oxide and substrate layer, Cox, Csi,
and Rsi. The resulting parallel impedances Yp to the ground are
calculated in equation (1) and transformed into a better
manipulating form for later derivations (2). The component
values for the applied inductors in the input and output
lines were determined using Cadence. The S-parameters of
the parasitic IBM model were matched to the S-parameters
of the proposed model in the desired frequency range from
DC to 10 GHz. The resulting component values are displayed
in the Appendix:
Ypl,r ¼
sCox,l,r(1þ sCsi,l,rRsi,l,r)
1þ sRsi,l,r(Cox,l,r þ Csi,l,r) , (1)
Gpl,r ¼ Re(Ypl,r ), Cpl,r ¼
Im(Ypl,r )
v
: (2)
Equations (3) and (4) show the obtained equivalent com-
ponents for an adapted cascode model. For the output side
of the cascode, Cds and Rds, respectively, Gds are derived for
the accustomed MOSFET small-signal representation. For the
input side, the serially connected components Rgs and Cgs are
transferred in a parallel representation Gogs and C
o
gs:
Gogs ¼ Re(Y11), Cogs ¼
Im(Y11)
v
,
gom ¼ Re(Y21)þ jIm(Y21),
(3)
Y12 ﬃ 0, Cds ¼ Im(Y22)
v
, Gds ¼ Re(Y22): (4)
Simultaneously, the transconductance gom remains no
longer real but also contains a complex part. The parameters
can be read out directly from a Cadence Y-parameter simu-
lation. The results are valid for negligible Y12 values, being
the case for cascode gain cells. The values, simulated with
Cadence and shown in the Appendix, are saved as solution
vectors from DC to 10 GHz for the complex valued calcu-
lations in Matlab and result in a steady-state solution for the
frequency range considered.
Figure 3 depicts the derived small signal model for the
discretized input and output transmission line elements,
omitting the complex transconductance. Adding the compo-
nents up results in the elements Lsi,o, Rsi,o, Cpi,o, and Gpi,o as
derived in the following equations:
Cpo ¼ Cx þ Cds þ Cpl þ Cpr , (5)
Gpo ¼ Gds þ Gpl þ Gpr , (6)
Cpi ¼ Cogs þ Cpl þ Cpr , (7)
Gpi ¼ Gogs þ Gpl þ Gpr : (8)
These equivalent circuits for the input and output lines
are the same as those used for the well-known telegraph
equation. The complex propagation constant gg,d for the tele-
graph equation can be calculated by (9); the damping factor
and phase constant of the lines can then be derived by extract-
ing the complex square root as shown in (10). The complex
roots generally yield four results +ag,d+ bg,d. Being only
interested in the absolute values ag,d and bg,d, the solution is
unambiguous:
gg,d ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
(Rsi,o þ jvLsi,o)(Gpi,o þ jvCpi,o)
q
¼ ag,d þ jbg,d
(9)
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
Aþ jB
p
¼ ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃA2 þ B2p exp j
2
arctan
B
A
  
: (10)
Having derived gom, ad,g, bg,d, Zd and Zg and knowing the
number of stages n, the equation for the RF-gain G presented
by Ayasli et al. [3] can be applied, written down, slightly
adapted for the complex transconductance, in the following
equation:
Zd ﬃ
ﬃﬃﬃﬃﬃﬃﬃ
Lso
Cpo
s
, Zg ﬃ
ﬃﬃﬃﬃﬃﬃ
Lsi
Cpi
s
, (11)
G ¼ ZdZg
gomgg[exp (ggn) exp (gdn)]
g2g  g2d


2
: (12)
Equation (12) ideally postulates an inﬁnite number of
stages n to approximate the transmission line by discrete
line elements. Four elements are considered sufﬁcient to
assume idealized transmission line approximation conditions.
Furthermore, equation (12) assumes perfect matching con-
ditions and does not consider power reﬂections that occurFig. 1. Schematic representation of the realized TWA structure.
Fig. 2. Inductor model including parasitic losses.
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with non-ideal matching. By determining S11 and S22 from a
Cadence simulation, the RF gain G can be weighted corre-
spondingly by transforming the S11 and S22 values into the
percentage of transmitted RF power and thereby reduced
gain as shown in the following equations:
TS11 ¼ 1 jS11j2, TS22 ¼ 1 jS22j2, (13)
Gweighted ¼ GTS11TS22 , (14)
Gweighted,dB ¼ 10 log10 (Gweighted)dB: (15)
Another important aspect is how much RF power is lost
into the DC supply path. Determining the complex impe-
dances ZDC and ZL with Cadence, shown in Fig. 4, the RF
power into the DC path and to the load can be calculated by
PTOT ¼ Re 12V1I

TOT
 
¼ Re jV1j
2
2ZTOT
 
,
ZTOT ¼ ZDCkZL,
(16)
PDC,L ¼ Re 12V1I

DC,L
 
¼ Re jV1j
2
2ZDC,L
 !
: (17)
Figures 5 and 6 show the analyzed values for the damping
factors ag, ad and phase constants bg, bd of the input and
output transmission lines. The values shown were extracted
for the cascode gain cell applying gate bias voltages Vgs1 of
0.5 and 0.55 V, Vgs2 of 2.0 V, and Vdd of 2.4 V as well as the
extracted parasitic inductor components. For the inductors
in the input and output line being almost of the same size,
two things are worth noting. Both ag and ad increase signiﬁ-
cantly for high frequencies, as the capacitive coupling effect on
the substrate gets more pronounced for higher frequencies.
Although ag exceeds ad by 20% at 10 GHz, due to the stronger
damping impact of Gogs versus Gds, the strong damping of the
output line shows how signiﬁcant the no longer negligible
impact of the parasitically loaded inductors is. The phase con-
stants of both lines differ by 14% at 10 GHz, due to Cpi being
larger than Cpo but still small enough for constructive RF
signal addition.
Figure 7 depicts simulated S11 and S22, obtained with
Cadence, and Fig. 8 depicts the simulated versus calculated
RF gain. Shown are the analysis results with and without
matching impact (12), (16) as well as the Cadence simulation.
One can see the close resemblance and, additionally, the gain
reduction due to the degrading port matching conditions for
high frequencies.
Figure 9 displays the inﬂuence of a Gogs variation on S21 as
well as the applied Gogs values, depicted as a resistance 1=G
o
gs for
better legibility. It can be seen that Gogs barely inﬂuences the
low-frequency gain, being very small. For high frequencies,
however, Gogs has a visible impact, if the values are decreased
from the original obtained component value for the cascode.
Figure 10 shows the inﬂuence on S21 if Gpr and Gpl are sim-
ultaneously swept for the input and output lines. A much
Fig. 4. Equivalent model for DC supply connection. Fig. 5. Analyzed damping factors ag and ad.
Fig. 3. Complete small signal model for the discrete transmission line components in the input and output line.
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more pronounced impact both for low and high frequencies
can be seen when compared to the Gogs impact. Gpl and Gpr
are both approximately of the same size, also for the input
and output lines, and Gpl, shown in the lower subplot of
Fig. 10, attains the same low resistance values as 1=Gogs.
Therefore, Gpl and Gpr inﬂuence the RF gain approximately
four times as strongly as Gogs. This illustrates to which point
the CMOS integrated inductor losses affect the TWA design.
The upper subplot of Fig. 11 displays the calculated RF
power split into the DC supply path and towards the load
according to (16) and (17) and the lower subplots display
the corresponding resistances and reactances, obtained with
Cadence. Most of the RF power is directed towards the load,
as the self-resonance effect of the DC inductor acts as an RF
block from around 4 GHz onward. From DC to 4 GHz, the
ZDC resistance is small in comparison to the real part of ZL,
and insigniﬁcant RF and DC real power is lost.
Figure 12 illustrates the variation of S21 versus frequency if
the number of stages is swept in (12). Depending on the fre-
quency, different numbers of stages result in maximum S21.
At low frequencies, the substrate coupling has little inﬂuence
and adding stages leads to higher ampliﬁcation. For high fre-
quencies, however, RF power is increasingly lost into the
Fig. 6. Analyzed phase constants bg and bd.
Fig. 7. Simulation port matching S11 and S22.
Fig. 8. Analysis and simulation S21, Analysisbasic obtained with (12),
Analysisweighted obtained with (15).
Fig. 9. Analysis of the Ggs
o inﬂuence on S21, Vgs1 ¼ 0.55 V.
Fig. 11. Analysis of RF power split into DC supply and load.
Fig. 10. Analysis Gpo and Gpi inﬂuence on S21, Vgs1 ¼ 0.55 V.
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substrate. Based on the results shown in Fig. 12, Fig. 13 shows
the optimum number of stages for maximum RF gain versus
frequency. Up to 6.5 GHz, four stages or more provide
maximum S21 values, whereas beyond that smaller numbers
are advantageous. As a tradeoff for the highest gain over the
whole frequency range from 1 to 8 GHz, four stages have
been chosen, as the RF gain degrades rapidly for a larger
number of stages from 6 GHz onwards.
The realized layout is illustrated in Fig. 14. The integrated
series inductors are optimized for minimum parasitic loss by
using pattern ground shields. They are arranged to alleviate
mutual coupling and realize a ground plane that minimizes
parasitic inductances towards the gain cells to avoid inductive
source degeneration and thereby reduced RF gain.
I I I . R ESULTS
An Anritsu 37000D NWA, an NRP Rhode & Schwarz Z-55
power meter, an Agilent 86100C Inﬁniium DCA oscilloscope,
an Agilent 8257D signal generator, a SUESS PM8 probe
station PM8, and GGB probes were used for measurements.
All simulations and measurements are obtained for Vdd
of 2.4 V and a gate voltage Vg2 of 2.0 V, equivalent to a gate
source voltage Vgs2 of 0.67 V. Figures 15 and 16 show simu-
lated and measured S11 and S22.
The matching pattern is maintained, although the
matching peaks are slightly shifted to higher frequencies.
Improved high-frequency matching is measured, which is
the main reason for the improvement of the measured
versus simulated RF gain at high frequencies, shown in Fig. 17.
For Vgs1 of 0.5 V, S21 larger than 8 dB up to 7 GHz is
measured. For Vgs1 of 0.55 V, which results in higher gm,
measured S21 reaches values greater than 10 dB until 7 GHz.
Figure 18 displays simulated and measured S12. A certain dis-
crepancy can be observed; however, the general trend holds
and values below 230 dB are measured.
Figures 19 and 20 show the simulated and measured com-
pression point P1dB and the associated PAE for 2.4 and
Fig. 12. Analysis S21 for differing number of stages, Vgs1 ¼ 0.55 V.
Fig. 13. Analyzed optimum number of TWA gain stages.
Fig. 14. Realized TWA layout, 1.451.0 mm2.
Fig. 15. Measured and simulated S11.
Fig. 16. Measured and simulated S22.
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5.5 GHz. Highest P1dB values and efﬁciencies are obtained for
the lower gate bias voltage Vgs1 of 0.5 V. At 2.4 GHz, a P1dB of
16.9 dBm and a PAE of 19.6% are measured, while at 5.5 GHz,
P1dB equals 16.6 dBm and PAE attains 13.9%. The measure-
ment results are in close accordance with the Cadence
layout extraction simulations.
The two-tone test measurements resulted in OIP3 values at
2.4 GHz of 24.1 and 24.0 dBm for a Vgs1 of 0.5 and 0.55 V. At
5.5 GHz, the corresponding measured OIP3 results amounted
to 20.8 and 18.6 dBm.
I V . COMPAR ISON WITH
STATE -OF - THE -ART
Comparing TWAs with each other is challenging, as they are
optimized for differing bandwidths, S21, P1dB, efﬁciencies, and
supply voltages, using different technologies such as GaAs,
CMOS, BiCMOS, or SOI. The work of Sewiolo and Weigel
[5] comes closest to the optimizations targeted here. It
applies a four-stage bipolar common source tapered architec-
ture to a Vdd of 5 V and achieves a gain of 9 dB up to frequen-
cies of 12 GHz. However, a P1dB of 14 dBm and a PAE of
around 9% are obtained at the cost of high Vdd. The work
of Grewing [6] can also be used for comparison.
Although Grewing achieved a satisfying RF gain greater
than 10 dB up to 7 GHz, the P1dB of 3.5 dBm and the PAE
of 2.25% he obtained are substantially less than the values
attained here. To the knowledge of the author, the present
work is the ﬁrst to present a new methodology for assessing
all the dominant loss contributions of integrated inductors
in TWA designs. Furthermore, very competitive measurement
results for a medium supply voltage of 2.4 V have been
achieved, as can be seen from the obtained P1dB and efﬁciency
values (Table 1).
V . CONCLUS ION
By expanding the present TWA theory with the calculation of
the parasitic substrate losses in CMOS integrated inductors,
Table 1. Comparison with state-of-the-art.
Ref.
Process
[5]
250 nm
SiGe
BiCMOS
[6]
CMOS
[7]
90 nm
CMOS
This work
180 nm CMOS
Freqqency
range/GHz
2–12 2–8 0–73.5 1–8
S21/dB 9 17 14 9 at
2.4 GHz
8 at
5.5 GHz
S11/dB ,215 – ,29 ,26
S22/Db ,210 ,25 ,29 ,26
Vdd/V 5.0 2.0 1.2 2.4
PAE/% 9 2.25 2.5 19.6 at
2.4 GHz
13.9 at
5.5 GHz
P1dB/dBm 14 3.5 3.2 16.9 at
2.4 GHz
16.6 at
5.5 GHz
Chip area/
mm2
1.16 – 1.15 
1.5
1.45  1.0
Fig. 19. Measured and simulated P1dB and PAE at 2.4 GHz.
Fig. 20. Measured and simulated P1dB and PAE at 5.5 GHz.
Fig. 17. Measured, simulated, and calculated S21.
Fig. 18. Measured and simulated S12.
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an enhanced RF gain prediction accuracy for integrated
CMOS TWAs is achieved. Hence, an efﬁcient circuit and
inductor optimization is possible. The concept has been veri-
ﬁed by a design example of a 1–8 GHz TWA for multistan-
dard applications, realized in 180 nm CMOS technology
that exhibits a lossy substrate. A comparison of the analysis,
Cadence simulation, and measurement results shows very
good agreement among them.
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